




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁴ : H03H 19/00	A1	(11) International Publication Number: WO 85/ 01623 (43) International Publication Date: 11 April 1985 (11.04.85)
(21) International Application Number: PCT/US84/01418 (22) International Filing Date: 10 September 1984 (10.09.84) (31) Priority Application Number: 539,004 (32) Priority Date: 4 October 1983 (04.10.83) (33) Priority Country: US (71) Applicant: AMERICAN TELEPHONE & TELEGRAPH COMPANY [US/US]; 550 Madison Avenue, New York, NY 10022 (US). (72) Inventor: GANESAN, Apparajan ; 5225 North Kenmore Road, Indianapolis, IN 46226 (US). (74) Agents: HIRSCH, A., E., Jr. et al.; Post Office Box 901, Princeton, NJ 08540 (US).		(81) Designated States: AT (European patent), BE (European patent), CH (European patent), DE (European patent), FR (European patent), GB (European patent), JP, LU (European patent), NL (European patent), SE (European patent). Published <i>With international search report.</i>

(54) Title: SWITCHED CAPACITOR CIRCUITS



(57) Abstract

A switched capacitor biquadratic filter (10, 20) includes means for dynamically shifting the level of the input voltage (V_B , V_D ; V_X , V_Y) of the amplifiers (12, 14) so that the need for a level shifting stage in the amplifiers (12, 14) is eliminated. The normally grounded nodes associated with the input ports of the amplifiers (12, 14) are set to a reference voltage (V_B , V_D ; V_X , V_Y) which shifts the input to a level appropriate to result in an analog grounded voltage at the outputs of the amplifiers. Internal level shifting stages are thereby eliminated from the amplifiers (12, 14). This gives the filter (10, 20) a broader operating frequency range. Also disclosed is a particular design for the amplifiers (12, 14) which includes a folded cascode mirror configuration. (Fig. 3)

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GA	Gabon	MR	Mauritania
AU	Australia	GB	United Kingdom	MW	Malawi
BB	Barbados	HU	Hungary	NL	Netherlands
BE	Belgium	IT	Italy	NO	Norway
BG	Bulgaria	JP	Japan	RO	Romania
BR	Brazil	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	LI	Liechtenstein	SN	Senegal
CH	Switzerland	LK	Sri Lanka	SU	Soviet Union
CM	Cameroon	LU	Luxembourg	TD	Chad
DE	Germany, Federal Republic of	MC	Monaco	TG	Togo
DK	Denmark	MG	Madagascar	US	United States of America
FI	Finland	ML	Mali		
FR	France				

SWITCHED CAPACITOR CIRCUITS

Technical Field

5 The invention relates generally to switched capacitor circuits with one or more amplifiers connected in series with each other and relates more particularly to filters which have one or more amplifiers coupled by switched capacitors.

Background of the Invention

10 One type of circuit which includes two or more amplifiers coupled by switched capacitors is a switched capacitor biquadratic amplifier circuit such as is used widely in switched capacitor filter circuits. A generalized circuit of this type is described, for example, 15 in U. S. Patent 4,315,227 issued February 9, 1982 to P. E. Fleischer and K. R. Laker and assigned to the same assignee as is the present invention. There is a need for improving the performance of the two amplifiers since their performance is very significant in determining the overall 20 operating limitations of the circuit, i. e., the frequency range or bandwidth.

Summary of the Invention

In the novel circuit in accordance with the present invention, the switched capacitor input to the 25 amplifiers is referenced to a different voltage than the d.c. (direct current) voltage level of the amplifier output in the quiescent state. This provides a dynamically level shifted input to the amplifier which makes unnecessary a level shifting stage internal to the amplifier itself. 30 Elimination of the internal level shifting stage removes a significant limitation on the amplifier frequency range and improves its performance.

This dynamic level shifting may be advantageously used in a generalized switched capacitor filter circuit to 35 improve its frequency range and bandwidth.

Brief Description of the Drawing

FIG. 1 is a schematic circuit diagram of a



- 2 -

generalized switched capacitor biquadratic filter in accordance with one embodiment of the present invention.

FIG. 2 is a schematic circuit diagram of a more specific switched capacitor filter of the general type shown in FIG. 1 and in accordance with another embodiment of the invention.

FIG. 3 is a schematic circuit diagram of one of the amplifiers of the filter shown in FIG. 2.

Detailed Description

FIG. 1 shows a generalized biquadratic switched capacitor filter 10 of the general type disclosed in the above mentioned patent. The filter 10 includes first and second operational amplifiers 12, 14 and an array of unswitched capacitors B, D, and E; through-switched capacitors C, F, G, and I; and diagonally-switched capacitors A, H, and J. As used herein the term "unswitched capacitor" shall be understood to refer to the capacitor that is permanently connected in the circuit. A "through-switched" capacitor shall be understood to refer to a switched capacitor of which two terminals are simultaneously connected to reference voltages during one of the switching phases. A "diagonally-switched" capacitor is understood to refer to a switched capacitor whose terminals are alternately connected to reference voltages during successive switching phases. The reference letters of the capacitors shall also refer to their respective magnitudes. Thus, for example, the magnitude of capacitor A is A. A switched capacitor includes the capacitor and the switches associated with it. It is therefore a single two-terminal switched capacitor element.

The switches of the switched capacitors are typically implemented in the form of FET (field effect transistor) devices in ways well known to those skilled in the art. Therefore, they are represented only symbolically in the drawing, and their particular structure will not be discussed in detail.



- 3 -

In the filter 10 a first, unswitched feedback capacitor D is connected between the output port and the inverting input port (-) of the amplifier 12. Similarly, a second, unswitched feedback capacitor B is connected
5 between the output port and the inverting input port (-) of the amplifier 14. A third, through-switch capacitor C is connected between the output port of the amplifier 14 and the inverting input port (-) of the amplifier 12. The two amplifiers 12, 14 are also connected by means of a
10 diagonally switched capacitor A which connects the output port of the amplifier 12 to the inverting input port (-) of the amplifier 14. The noninverting input ports (+) of the amplifiers 12, 14 are connected to reference voltages V_B and V_D , respectively.

15 The filter input terminal V_{IN} is coupled to the inverting input port (-) of the amplifier 12 by means of a first input circuit comprising, in parallel, a through-switched capacitor G, and a diagonally switched capacitor H. The input terminal V_{IN} is similarly
20 coupled to the inverting input port of the amplifier 14 by means of a second input circuit comprising in parallel a through-switched capacitor I, and a diagonally switched capacitor J.

Damping is provided by the through-switched
25 capacitor F connected in parallel with the feedback capacitor B or, alternatively, by means of an unswitched capacitor E connected in parallel with feedback capacitor C. For the sake of completeness, all the capacitors are shown, but some may have zero values for
30 specific configurations.

The switches, illustrated in FIG. 1 as single-pole double-through break-before-make switches are shown in one of their two possible switched states. In operation, they are operated in synchronism under the control of a
35 timing signal, not shown, which causes them to switch between their two switching states. Each switch has its side of the capacitor with which it is associated

- 4 -

alternately to the signal path and to a reference voltage terminal. The switches on the signal input V_{IN} side of the switched capacitors G, H, I, and J have their reference voltage terminals connected to a reference voltage V_A . The switches 11, 21 on the amplifier 12 side of the switched capacitors G and H have their reference voltage terminals connected to a reference voltage V_B . The noninverting input port (+) of the amplifier 12 is also connected to this reference voltage V_B . The switch 15 associated with the switched capacitor A on the amplifier 12 output side has its reference voltage terminal connected to a reference voltage V_C . The switches associated with the switched capacitors A, I, J, and F on the side toward the inverting input of the amplifier 14 have their reference voltage terminals connected to reference voltage V_D . The noninverting input port (+) of the amplifier 14 is connected to the reference voltage V_D . The switches between the output of the amplifier 14 and the capacitors C and F have their reference voltage terminals connected to a reference voltage V_E . The reference voltages V_A , V_B , V_C , V_D and V_E are provided by reference voltage sources not shown in detail. Such reference voltages would ordinarily be readily available on an integrated circuit chip.

The switching to the reference voltages V_A , V_B , V_C , V_D and V_E at the respective nodes in the filter 10 provides a means which dynamically establishes those reference voltage levels there without otherwise affecting the operation of the circuit, which is described in the above-mentioned patent. For example, under steady-state conditions, with the left terminal of capacitor G being shorted to the reference voltage V_A , and the left terminal of capacitor A being rapidly switched between reference voltage V_C and output port 13 of amplifier 12 output port 13 will effectively be at a d.c. level V_C . Similarly, output port 21 of amplifier 14 will be at a d.c. level V_E . It can be seen that the reference voltage V_B which

- 5 -

appears at the noninverting input of the amplifier 10 need not be the same as the reference voltage V_C which appears at the output of the amplifier 12. Likewise, the reference voltage V_D which appears at the noninverting input of the
5 amplifier 14 need not be the same as the reference voltage V_E at the output of the amplifier 14. Thus, while the switched capacitors A, C, F, G, H, I, and J of the circuit are being operated by their switches, the amplifiers can be operated with a voltage level shift dynamically imposed on
10 them between their input and output. This makes it unnecessary to provide a level shifting stage within the amplifier and leads to a simplification of the amplifier design which improves the operation of the amplifier and of the filter 10 as a whole.

15 While the filter 10 in FIG. 1 represents the most general case for a filter circuit in accordance with the present invention, a specific filter design is likely to permit some simplification, so that it includes a smaller number of capacitors and switches. The filter 20
20 of FIG. 2 includes a diagonally switched capacitor A, through-switched capacitor G, and unswitched capacitors B, D and E. It is a specific, low-pass design of the more general filter 10 of FIG. 1, and corresponding elements are assigned the same reference symbols. Two different
25 reference voltage levels V_X and V_Y are applied to the reference voltage nodes with the reference voltages V_A , V_C and V_E are all at voltage V_X . The nodes V_B and V_D are at voltage V_Y . The difference between the reference voltage V_X at the noninverting inputs of the
30 amplifiers 12, 14 and the reference voltage V_Y at the outputs of the amplifiers 12, 14 is chosen to permit the amplifiers 12, 14 to operate without internal level shifting. An amplifier of the type used in prior art circuits of this type generally has two stages. The first
35 stage would include a differential input with amplification, or gain. The second stage, in addition to providing d.c. (direct current) gain, also would provide

- 6 -

the additional d.c. level shift function. For effective operation of the amplifier, the first stage output level should be at a d.c. voltage no lower than the input common mode voltage, minus a transistor threshold voltage, at the peak value of the first stage output signal. In addition, the second stage reduces the effective settling time under capacitive loaded conditions to a few microseconds.

The dynamically level shifted input to the amplifiers 10, 12, however, permits them to have a simplified design, as shown in FIG. 3, which does not include a second level shifting stage. FIG. 3 shows in more detail the amplifier 12 of the filter 20 of FIG. 2, which may be identical to the amplifier 14. It is a CMOS (complementary metal-oxide-semiconductor) circuit in which all the transistors are enhancement mode devices. It includes a pair of N-channel differential input transistors M1, M2 which have their sources connected together and to the drain of a N-channel bias current transistor M3, which in turn has its source connected to a negative power supply voltage rail 32 (V_{SS}). Two P-channel transistors, M5, M6 and an N-channel transistor M4 have their conduction paths connected respectively in series between a positive voltage supply rail 34 (V_{DD}) and the drain of the noninverting input transistor M1. Two P-channel transistors M7 and M8 and an N-channel transistor M9 have their conduction paths connected in series between the positive voltage supply rail 34 and the drain of the inverting differential input transistor M2. The transistors M6, M7 have a common gate connected to the drain of transistor M7. The transistors M5 and M8 have a common gate connected to the drain of the transistor M5. A pair of N-channel voltage limiting transistors M10 and M11 have their conduction paths connected in series between the sources of the input transistors M1, M2 and the drain of a P-channel current mirror transistor M12, which has its source connected to the positive power supply voltage rail 34 and a gate which

- 7 -

is common with those of transistors M6 and M7. The voltage limiting transistors M10, M11 have their gates connected to their drains. The gates of the transistors M4 and M9 are tied to the drain of the current mirror transistor M12.

5 The transistors M5 and M6 and the transistors M8 and M7 form the input and output branches, respectively, of a P-channel current mirror. The transistors M4 and M1 and the transistors M9 and M2 form the input and output branches, respectively of an N-channel current mirror. The P-channel

10 and N-channel current mirrors are configured in a folded cascode arrangement. The output signal from the circuit of FIG. 3 can be taken at an output node 36 at the common node of the transistors M8 and M9.

In the amplifier in FIG. 3 the inverting (-) and

15 noninverting (+) inputs which are at the gates of the input transistors M1 and M2, respectively, are biased by the reference voltage V_X which is dynamically applied to the inverting input of the amplifier 12 in FIG. 2. It is chosen so that the input common mode range of the

20 amplifier 12 is within a few transistor threshold voltages of the voltage of the negative power supply rail 32, while the output of the amplifier 12 is biased at analog ground potential V_Y . There is only a single stage of the amplifier 12. The elimination of the level shifting stages

25 of the amplifiers 12, 14 in its filter 20 provides a significant increase in its operating frequency range of the filter 20 which can be as much as one or two orders of magnitude. This approach is applicable to high-pass, low-pass, and band-pass configurations of the filter 10 of

30 FIG. 1. However, the invention applies to any switched capacitor active filter. It is particularly applicable to the switched capacitor biquadratic filter of the type described in the above-mentioned patent.

In the above-described example of the invention,

35 the schematic circuit diagrams are presented with their switches connected in a manner which facilitates an understanding of the operation of the circuit. In actual

- 8 -

practice, a particular circuit design would generally permit some simplification by a sharing of switches in known ways to reduce the total number. Examples of such sharing are discussed, for example in the above-mentioned

5 U. S. patent 4,315,227.

10

15

20

25

30

35



Claims

1. A switched-capacitor, active-filter electronic circuit including

first (12) and second (14) operational amplifiers
5 having first (-) and second (+) input ports and an output port (13);

a first capacitor (G) adapted to receive an input signal (V_{IN}) at one terminal and to be connected at the other terminal to one or the other of the first (-) and
10 second (+) input ports of such first amplifier (12); and

a second capacitor (A) adapted to be connected alternately to the output port (13) of such first amplifier (12) and to the first (-) and second (+) input ports of such second amplifier (14) forming the output (V_{OUT})
15 of such electronic circuit

CHARACTERIZED IN THAT

two or more (V_A , V_B , V_C , V_D , V_E) reference voltage sources are provided,

first switch means (11) connects the other
20 terminal of such first capacitor (G) alternately to the first input port (-) of such first amplifier (12) and to a first (V_B) of such reference voltage sources, and

second switch means (15) connects one terminal of such second capacitor alternately to the output port (13)
25 of such first amplifier (12) and to a second one (V_C) of such reference voltage sources.

2. The switched capacitor circuit defined in claim 1 further

CHARACTERIZED IN THAT


third switch means (16) connects the other
30 terminal of such second capacitor (A) alternately to the first (-) input port of such second amplifier (14) and to a third one (V_D) of such reference voltage sources.

35





This Page Blank (uspto)

1/2



529 Rec'd PCT/PTC 13 NOV 2000

This Page Blank (uspto)



This Page Blank (uspto)

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 84/01418

I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) ³

According to International Patent Classification (IPC) or to both National Classification and IPC

IPC⁴ : H 03 H 19/00

II. FIELDS SEARCHED

Minimum Documentation Searched ⁴

Classification System

Classification Symbols

IPC⁴

H 03 H

Documentation Searched other than Minimum Documentation
to the Extent that such Documents are Included in the Fields Searched ⁵

III. DOCUMENTS CONSIDERED TO BE RELEVANT ^{1,6}

Category ⁷	Citation of Document, ^{1,6} with indication, where appropriate, of the relevant passages ^{1,7}	Relevant to Claim No. ^{1,8}
Y	US, A, 4315227 (P.E. FLEISHER et al.) 9 February 1982 see the entire document (cited in the application) --	1,2
Y	EP, A, 0084474 (SOCIETE POUR L'ETUDE ET LA FABRICATION DE CIRCUITS INTEGRES SPECIAUX - E.F.C.I.S.) 27 July 1983 see figure 4; page 11, line 12 - page 12, line 2 --	1,2
A	WO, A1, 82/03955 (MOTOROLA) 11 November 1982 see figure 1; page 5, line 9 - page 7, line 23 -----	1,2

* Special categories of cited documents: ^{1,9}

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"Δ" document member of the same patent family

IV. CERTIFICATION

Date of the Actual Completion of the International Search ¹

19th December 1984

Date of Mailing of this International Search Report ²

01 FEB. 1985

International Searching Authority ¹

EUROPEAN PATENT OFFICE

Signature of Authorized Officer ¹⁰

G.L.M. Kruydenberg

This Page Blank (uspto)